- All Journals
- Al-Qadisiyah University
- Basrah University
- Kirkuk University
- Mosul University
- The Iraqi Borad for Medical Specialization
- University of Anbar
- University of Technology
- Al Mustafa University
- Al-Zahraa University for Women
- Alnoor University
- Kunooz University
- Misan University
- Ninevah University
- Tikrit University
- University of Al-Hamdaniya
- University of Kerbala
A New Technology for Reducing Power Consumption in Synchronous Digital Design Using Tri-State Buffer | ||
| DIYALA JOURNAL OF ENGINEERING SCIENCES | ||
| Article 8, Volume 11, Issue 2, 2018, Pages 60-66 PDF (0 K) | ||
| Author | ||
| Hussein Shakor Mogheer | ||
| Abstract | ||
| This research paper deals with design and implementation of low power 8-bit arithmetic logic units. The main part of power consumption is consumed in ALU in any processor. Therefore, reducing power dissipation in ALU should be requiring. The proposed technique disabled one of the main block of ALU using tri-state logic which is not necessary to use, except the required processes. In this work, the suggested design is realized by using ASIC methodologies. In order to implement the arithmetic and logic architectures, 130 nm standard cell libraries are used for ASIC execution. The architecture of the design has been created using Verilog HDL language. In addition, it is simulated using ModelSim-Altera 10.3c (Quartus II 14.1) tools. By using tri-state technique, dynamic power and total power are decreased. | ||
| Keywords | ||
| ALU; Tri; state logic; Dynamic power consumption | ||
|
Statistics Article View: 119 PDF Download: 51 |
||