Thannoon, H., Hashim, I. (2024). FPGA Implementation of Efficient Adaptive Filter Incorporating Systolic Architecture. , 42(2), 261-275. doi: 10.30684/etj.2023.142877.1548
Harith H. Thannoon; Ivan A. Hashim. "FPGA Implementation of Efficient Adaptive Filter Incorporating Systolic Architecture". , 42, 2, 2024, 261-275. doi: 10.30684/etj.2023.142877.1548
Thannoon, H., Hashim, I. (2024). 'FPGA Implementation of Efficient Adaptive Filter Incorporating Systolic Architecture', , 42(2), pp. 261-275. doi: 10.30684/etj.2023.142877.1548
Thannoon, H., Hashim, I. FPGA Implementation of Efficient Adaptive Filter Incorporating Systolic Architecture. , 2024; 42(2): 261-275. doi: 10.30684/etj.2023.142877.1548


Journal Management System. Powered by iJournalPro.com