Multiprocessor Configuration of 8051 Microcontroller Chip

Eddan, Majid; Ali AL-Helali, Riyadh; Juma, Husam; Neamaa, A; Ibrahim Majeed, Ammar

	Multiprocessor Configuration of 8051 Microcontroller Chip
Journal of Engineering and Sustainable Development
Article 1, Volume 15, Issue 3, 2011, Pages 1-13
Authors
Majid Eddan; Riyadh Ali AL-Helali; Husam Juma; a Neamaa; Ammar Ibrahim Majeed
Abstract
This paper extends the parallel operation of the 8051 microcontroller chip and presents the use of multiple 8051s that are connected to a common loop in a multiprocessor configuration. The 8051 multiprocessing implies many processors acting in some unified manner and connected so that data can be interchanged between them. There is generally a controlling or "talker" microcontroller that directs the activities of the remainder of the loop microcontrollers, or "listeners". One particular characteristic of a talker-listener loop is the frequent transmission of data between the talker and individual listeners. All data broadcast by the talker is received by all the listeners, although often the data is intended only for one or a few listeners. While some times, data is broadcast that is meant to be used by all the listeners. Communication through multiple 8051s use standard UART technology which assign unique addresses to all the listeners using mode 1, in this mode the listeners will waste a lot of processing time rejecting data not addressed to them. Mode 2 and 3 reduces processing time by enabling character reception based upon the state of SM2 in a listener and the state of bit ten in the transmitted character. A single strategy is used to enable a few listeners to receive data while the majority ignores the transmissions. This system is implemented and tested for transmitting data through talker as master and two listeners as slaves.
Keywords
Microcontroller based system; serial communication port; systolic parallel processing; parallel computers

Statistics Article View: 45 PDF Download: 4