Z. Tawfiq, R. (2006). Xilinx FPGA Implementation of Arithmetic Logic Shift Unit (ALSU) .. , 6(3), 90-100.
Raghad Z. Tawfiq. "Xilinx FPGA Implementation of Arithmetic Logic Shift Unit (ALSU) .". , 6, 3, 2006, 90-100.
Z. Tawfiq, R. (2006). 'Xilinx FPGA Implementation of Arithmetic Logic Shift Unit (ALSU) .', , 6(3), pp. 90-100.
Z. Tawfiq, R. Xilinx FPGA Implementation of Arithmetic Logic Shift Unit (ALSU) .. , 2006; 6(3): 90-100.

Xilinx FPGA Implementation of Arithmetic Logic Shift Unit (ALSU) .

IRAQI JOURNAL OF COMPUTERS, COMMUNICATIONS, CONTROL AND SYSTEMS ENGINEERING
Article 1, Volume 6, Issue 3, 2006, Pages 90-100
Author
Raghad Z. Tawfiq
Full Text

Statistics
Article View: 275
PDF Download: 73


Journal Management System. Powered by iJournalPro.com